
- Single Power Supply 5 V ± 10%
- Organization . . . 131 072 by 8 Bits
- Eight Equal Sectors of 16K Bytes
 - Any Combination of Sectors Can Be Erased
 - Any Combination of Sectors Can Be Marked as Read-Only
- Compatible With JEDEC EEPROM Command Set
- Fully Automated On-Chip Erase and Byte-Program Operations
- 100000 Program/Erase Cycles
- Compatible With JEDEC Byte-Wide Pinouts
- Low-Current Consumption
 - Active Read . . . 20 mA Typical
 - Active Program/Erase . . . 30 mA Typical
- All Inputs/Outputs TTL-Compatible

description

The TMS29F010 is a 131072 by 8-bit (1048576-bit), 5-V single-supply, programmable read-only memory device that can be electrically erased and reprogrammed. This device is organized as eight independent 16K-byte sectors and is offered with access times between 70 ns and 120 ns.



	PIN NOMENCLATURE
A[0:16]	Address Inputs
DQ[0:7]	Inputs (programming)/Outputs
Ē	Chip Enable
G	Output Enable
Vcc	5-V Power Supply
Vss	Ground
W	Write Enable
NC	No Connection

An on-chip state machine controls the program and erase operations. The embedded byte-program and sector/chip-erase functions are fully automatic. The command set is compatible with that of JEDEC 1M-bit EEPROMs. Data-protection of any sector combination is accomplished using a hardware sector-protection feature.

Device operations are selected by writing JEDEC-standard commands into the command register using standard microprocessor write timings. The command register acts as an input to an internal-state machine that interprets the commands, controls the erase and programming operations, outputs the status of the device, outputs data stored in the device, and outputs the device algorithm-selection code. On initial power-up operation, the device defaults to the read mode.


The TMS29F010 is offered in a 32-pin plastic leaded chip carrier (FM suffix) using 1.27-mm (50-mil) lead pitch.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



device symbol nomenclature



block diagram





memory sector architecture

1FFFFh	
	16K-Byte Sector 7
1C000h	
1BFFFh	
	16K-Byte Sector 6
18000h	
17FFFh	
	16K-Byte Sector 5
14000h	
13FFFh	
	16K-Byte Sector 4
400001-	. o. (2) to occio
10000h 0FFFFh	
OFFFFII	
	16K-Byte Sector 3
0C000h	
0BFFFh	
	16K-Byte Sector 2
08000h	
07FFFh	
0	
	16K-Byte Sector 1
04000h	
03FFFh	
	16K-Byte Sector 0
	Tott-Dyte occioi o
00000h	

	A16	A15	A14	Address Range
Sector 0	0	0	0	00000h - 03FFFh
Sector 1	0	0	1	04000h - 07FFFh
Sector 2	0	1	0	08000h - 0BFFFh
Sector 3	0	1	1	0C000h - 0FFFFh
Sector 4	1	0	0	10000h - 13FFFh
Sector 5	1	0	1	14000h - 17FFFh
Sector 6	1	1	0	18000h - 1BFFFh
Sector 7	1	1	1	1C000h - 1FFFFh

operation

Table 1 summarizes the operation modes.

Table 1. Operation Modes

					FUNC	гіонѕ†		
MODE	Ē	G	W	A0	A1	A6	A9	DQ0-DQ7
Read	VIL	V _{IL}	VIH	A0	A1	A6	A9	Data out
Output disable	V _{IL}	VIH	VIH	Х	Х	Х	Х	Hi-Z
Standby and write inhibit	V _{IH}	Х	Х	Х	Х	Х	Х	Hi-Z
Algorithm-selection mode	V _{IL}	VIL	VIH	VIL	V _{IL}	X	V _{ID}	Manufacturer-equivalent code 01h
-			"	VIH		^	"-	Device-equivalent code 20h
Write [‡]	VIL	VIH	VIL	A0	A1	A6	A9	Data in
Sector-protect§	V _{IL}	V _{ID}	V _{IL}	Х	Х	Х	V_{ID}	Х
Sector-protect verify§	VIL	V _{IL}	VIH	VIL	VIH	VIL	VID	Data out
Sector-unprotect§ (see Note 1)	V _{ID}	VID	VIL	Х	Х	VIL	V _{ID}	Х
Sector-unprotect verify§	VIL	V _{IL}	VIH	VIL	VIH	VIH	VID	Data out
Erase operations	VIL	VIH	See Note 2	See Note 2	See Note 2	See Note 2	See Note 2	See Note 2

[†]X can be V_{II} or V_{IH}.

NOTES: 1. Address pins A7, A12 = V_{IH}.

2. See Figure 6 through Figure 9.

read mode

To read the output of the TMS29F010, a low-level logic signal is applied to the \overline{E} and \overline{G} pins. When two or more TMS29F010 devices are connected in parallel, the output of any one device can be read without interference. The \overline{E} pin is power control and is used for device selection. The \overline{G} pin is output control and is used to gate the data output onto the bus from the selected device.

The address-access time (t_{AVQV}) is the delay from stable address to valid output data. The chip-enable access time (t_{ELQV}) is the delay from $\overline{E} = V_{IL}$ and stable addresses to valid output data. The output-enable access time (t_{GLQV}) is the delay from $\overline{G} = V_{IL}$ to valid output data when $\overline{E} = V_{IL}$ and addresses are stable for at least the duration of $t_{AVQV} - t_{GLQV}$.

standby mode

The I_{CC} supply current is reduced by applying a logic-high level on \overline{E} to enter the standby mode. In the standby mode, the outputs are placed in the high-impedance state. Applying a CMOS logic-high level on \overline{E} reduces the current to 100 μ A maximum. Applying a TTL logic-high level on \overline{E} reduces the current to 1 mA maximum.

If the TMS29F010 is deselected during erasure or programming, the device continues to draw active current until the operation is complete.

output disable

When either $\overline{G} = V_{IH}$ or $\overline{E} = V_{IH}$, output from the device is disabled and the output pins (DQ0-DQ7) are placed in the high-impedance state.



[‡] See Table 3 for valid address and data during write (byte program).

[§] Operation at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

algorithm-selection mode

The algorithm-selection mode provides access to a binary code that matches the device with its proper programming- and erase-command operations. This mode is activated when V_{ID} (11.5 V to 12.5 V) is placed on address pin A9. Address pin A1 must be logic-low. Two bytes of code are accessed by toggling address pin A0 from V_{II} to V_{IH} . All other address pins can be logic-low or logic-high.

The algorithm-selection code can also be read by using the command register. This is useful when V_{ID} is not available to be placed on address pin A9. Table 2 shows the binary algorithm-selection codes for the TMS29F010.

Table 2. Algorithm-Selection Codes[†]

ALGORITHM SELECTION	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Byte 0	0	0	0	0	0	0	0	0	1	01h
Byte 1	1	0	0	1	0	0	0	0	0	20h

 $[\]overline{\uparrow}$ A1 = V_{II} , \overline{E} = \overline{G} = V_{II}

erasure and programming

Erasure and programming of the TMS29F010 are accomplished by writing a sequence of commands using standard microprocessor-write timings. The commands are written to a command register and input to the command-state machine (CSM). The CSM interprets the command entered and initiates program and erase operations as instructed. The CSM acts as the interface between the write-state machine (WSM) and the external chip operations. The WSM controls all voltage generation, pulse generation, preconditioning, and verification of the memory contents. Program and sector/chip-erase functions are fully automatic. Once the end of a program or erase operation is reached, the device internally resets to the read mode. If V_{CC} drops below the low-voltage-detect level (V_{LKO}), any operation in progress is aborted and the device resets to the read mode. If a byte-program or chip-erase operation is in progress, additional program/erase commands are ignored until the operation ends.

command definitions

Device operating modes are selected by writing specific address and data sequences into the command register. Table 3 defines the valid command sequences. Writing incorrect address and data values or writing them in the incorrect sequence causes the device to reset to the read mode. The command register does not occupy an addressable memory location. The register stores the command sequence, along with the address and data needed by the memory array. Commands are written by setting $\overline{E} = V_{IL}$ and $\overline{G} = V_{IH}$, and bringing \overline{W} from V_{IH} to V_{IL} . Addresses are latched on the falling edge of \overline{W} and data is latched on the rising edge of \overline{W} . Holding $\overline{W} = V_{IL}$ and toggling \overline{E} is an alternative method. See the byte-program and chip/sector-erase sections for a more complete description.



command definitions (continued)

Table 3. Command Definitions[†]

COMMAND	BUS CYCLES	1ST CYCLE ADDR DATA	2ND CYCLE ADDR DATA	3RD CYCLE ADDR DATA	4TH CYCLE ADDR DATA	5TH CYCLE ADDR DATA	6TH CYCLE ADDR DATA
Read [‡]	1	RA RD					
Ponet/PondŠ	2	XXXXh F0h	RA RD				
Reset/Read§	4	5555h AAh	2AAAh 55h	5555h F0h	RA RD		
Algorithm selection	4	5555h AAh	2AAAh 55h	5555h 90h	RA RD		
Byte program	4	5555h AAh	2AAAh 55h	5555h A0h	PA PD		
Chip erase	6	5555h AAh	2AAAh 55h	5555h 80h	5555h AAh	2AAAh 55h	5555h 10h
Sector erase	6	5555h AAh	2AAAh 55h	5555h 80h	5555h AAh	2AAAh 55h	SA 30h

RA = Address of the location to be read

PA = Address of the location to be programmed

SA = Address of the sector to be erased

Addresses A14, A15, and A16 select one of eight sectors

RD = Data to be read at the selected address location

PD = Data to be programmed at the selected address location

reset/read command

The read mode is activated by writing either of the two reset command sequences into the command register. The device remains in this mode until another valid command sequence is input into the command register. Memory data is available in the read mode and can be read with standard microprocessor read-cycle timing.

On power up, the device defaults to the read mode; therefore, a reset command sequence is not required and memory data is available.

algorithm-selection command

The algorithm-selection command allows access to a binary code that matches the device with the proper programming- and erase-command operations. After writing the three-bus-cycle command sequence, the first byte of the algorithm-selection code (01h) can be read from address XX00h. The second byte of the code (20h) can be read from address XX01h (see Table 2). This mode remains in effect until another valid command sequence is written to the device.

Sector protection can be determined by using the algorithm-selection command. After issuing the three bus-cycle command sequence, the sector-protection status can be read on DQ0. Set address pins $A0 = V_{IL}$ and $A1 = V_{IH}$, and then the sector address pins A14, A15, and A16 select the sector to be checked. The remaining address pins can be V_{IL} or V_{IH} . If the sector that is selected is protected, DQ0 outputs a 1 state, and, if the sector selected is not protected, DQ0 outputs a 0 state. This mode remains in effect until another valid command sequence is written to the device.

byte-program command

Byte programming is a four-bus-cycle command sequence. The first three bus cycles put the device into the program-setup state, and the fourth bus cycle loads the address location and the data to be programmed into the device. The addresses are latched on the falling edge of \overline{W} and the data is latched on the rising edge of \overline{W} in the fourth bus cycle. The rising edge of \overline{W} starts the byte-program operation. The embedded byte-programming function automatically provides needed voltage and timing to program and to verify the cell margin. Any further commands written to the device during the program operation are ignored.



[†] Address pins A15 and A16 = V_{IL} or V_{IH} for all bus-cycle addresses except for program address (PA), sector address (SA), and read address (RA).

[‡] No command cycles are required when the device is in read mode.

[§] The reset command is required to return to the read mode when the device is in the algorithm-selection mode or if DQ5 goes high.

byte-program command (continued)

Programming can be performed at any address location in any order, resulting in logic 0s being programmed into the device. Attempting to program a logic 1 into a bit that has been previously programmed to a logic 0 causes the internal pulse counter to exceed the pulse-count limit. This sets the exceed-timing-limit indicator (DQ5) to a logic-high state. Only an erase operation can change bits from logic 0s to logic 1s. When erased, all bits become logic 1. Figure 3 shows a flow chart of the typical byte-programming operation.

The status of the device during the automatic programming operation can be monitored for completion using the data-polling feature or the toggle-bit feature. See the operation-status section for a full description.

chip-erase command

Chip erase is a six-bus-cycle command sequence. The first three bus cycles put the device into the erase-setup state, and the next two bus cycles unlock the erase mode. The sixth bus cycle loads the chip-erase command. This command sequence is required to ensure that the memory contents are not erased accidentally. The rising edge of \overline{W} starts the chip-erase operation. Any further commands written to the device during the chip-erase operation are ignored.

The embedded chip-erase function automatically provides voltage and timing needed to program and verify all the memory cells prior to electrical erase and then erases and verifies the cell margin automatically. The user is not required to program the memory cells prior to erase. The status of the device during the automatic chip-erase operation can be monitored for completion using the data-polling feature or the toggle-bit feature. See the operation status section for a full description. Figure 6 shows a flow chart for the typical chip-erase operation.

sector-erase command

Sector erase is a six-bus-cycle command sequence. The first three bus cycles cause the device to go into the erase-setup state, and the next two bus cycles unlock the erase mode. The sixth bus cycle loads the sector-erase command and the sector-address location to be erased. Any address location within the desired sector can be used. The addresses are latched on the falling edge of \overline{W} and the sector-erase command (30h) is latched on the rising edge of \overline{W} in the sixth bus cycle. After a delay of 80 μ s from the rising edge of \overline{W} , the sector-erase operation begins on the selected sector(s).

Additional sectors can be selected to be erased concurrently during the sector-erase command sequence. For each additional sector selected for erase, another bus cycle is issued. The bus cycle loads the next sector-address location and the sector-erase command. The time between the end of the previous bus cycle and the start of the next bus cycle must be less than $80~\mu s$ —otherwise, the new sector location is not loaded. A time delay of $80~\mu s$ from the rising edge of the last \overline{W} cycle starts the sector-erase operation. If there is a falling edge of \overline{W} within the $80~\mu s$ time delay, the timer is reset.

One to eight sector-address locations can be loaded in any order. The state of the delay timer can be monitored using the sector-erase-delay indicator (DQ3). If DQ3 is logic low, the time delay has not expired. See the operation-status section for a full description.

Any command other than sector-erase (30h) written to the device during the sector-erase operation causes the device to exit the sector-erase mode; meanwhile, the contents of the sector(s) selected for erase are no longer valid. To complete the sector-erase operation, the sector-erase command sequence must be repeated.

The embedded sector-erase function automatically provides needed voltage and timing to program and to verify all of the memory cells prior to electrical erase and then erases and verifies the cell margin automatically. Programming the memory cells prior to erase is not required. The status of the device during the automatic sector-erase operation can be monitored for completion by using the data-polling feature or the toggle-bit feature. See the operation-status section for a full description. Figure 8 shows a flow chart of the typical sector-erase operation.



operation status

status bit definitions

During operation of the embedded program and erase functions, the status of the device can be determined by reading the data state of designated outputs. The data-polling bit (DQ7) and toggle-bit (DQ6) require multiple successive reads to observe a change in the state of the designated output. Table 4 defines the values of the status flags.

Device Operation [‡]	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Byte-programming in progress	DQ7	Т	0	Х	0	Х	Х	Х
Byte-programming exceed time limit	DQ7	Т	1	Х	0	Х	Х	Х
Byte-programming complete	D	D	D	D	D	D	D	D
Sector/chip-erase in progress	0	Т	0	Х	1	Х	Х	Х
Sector/chip-erase exceed time limit	0	Т	1	Х	1	Х	Х	Х
Sector/chip-erase complete	1	1	1	1	1	1	1	1

Table 4. Operation Status Flags†

data-polling (DQ7)

The data-polling status function outputs the complement of the data latched into the DQ7 data register while the write-state machine (WSM) is engaged in a program or erase operation. Data bit DQ7 changes from complement to true to indicate the end of an operation. Data polling is available only during the byte-programming, chip-erase, sector-erase, and sector-erase timing delay. Data polling is valid after the rising edge of \overline{W} in the last bus cycle of the command sequence loaded into the command register. Figure 10 shows a flow chart of the data-polling operation.

During a byte-program operation, reading DQ7 outputs the complement of the DQ7 data to be programmed at the selected address location. Upon completion, reading DQ7 outputs the true DQ7 data loaded into the program data register. During erase operations, reading DQ7 outputs a logic 0, and upon completion, reading DQ7 outputs a logic 1. Also, data polling must be performed at a sector address that is within a sector being erased; otherwise, the status is not valid. When using data polling, the address must remain stable throughout the operation.

During a data-polling read, while \overline{G} is low, DQ7 can change asynchronously with the other DQs. Depending on the read timing, the system can read valid data on DQ7, while other DQ pins are still invalid. The data on DQ0–DQ7 is valid with a subsequent read of the device. See Figure 11 for the data-polling timing diagram.

toggle-bit (DQ6)

The toggle-bit status function outputs data on DQ6 that toggles between logic 1 and logic 0 while the WSM is engaged in a program or erase operation. When toggle-bit DQ6 stops toggling after two consecutive reads to the same address, the operation is complete. The toggle bit is available only during the byte-programming, chip-erase, sector-erase, and sector-erase timing delay. Toggle bit data is valid after the rising edge of \overline{W} in the last bus cycle of the command sequence loaded into the command register. Figure 12 shows a flow chart for the toggle-bit status-read algorithm. Depending on the read timing, DQ6 can stop toggling while other DQ pins are still invalid. The data on DQ0–DQ7 is valid with a subsequent read of the device. Figure 13 shows the toggle-bit timing diagram.



[†] T= toggle, D = data, X = data undefined, $\overline{DQ7}$ = complement of data written to DQ7

[‡] DQ4, DQ2, DQ1, DQ0 are reserved for future use.

exceed-time-limit (DQ5)

The program and erase operations use an internal pulse counter to limit the number of pulses applied. If the pulse count limit is exceeded, DQ5 is set to a logic 1, indicating that the program or erase operation has failed. DQ7 will not change from complemented data to true data and DQ6 will not stop toggling when read. To continue operation, the device must be reset.

The exceed-time-limit condition occurs when attempting to program a logic 1 into a bit that has been programmed previously to a logic 0. Only an erase operation can change bits from logic 0 to logic 1. After reset, the device is functional and can be erased and reprogrammed.

sector-load-timer (DQ3)

The sector-load-timer status bit, DQ3, is used to determine if the time to load additional sector addresses has expired. After completion of a sector-erase command sequence, DQ3 remains at a logic 0 for 80 μ s. This indicates that another sector-erase command sequence can be issued. DQ3 set at a logic 1 indicates that the delay has expired and attempts to issue additional sector-erase commands are ignored. See the sector-erase command section for a description.

The data-polling bit and toggle bit are valid during the 80-µs time delay and can be used to determine if a valid sector-erase command has been issued. To ensure additional sector-erase commands have been accepted, the status of DQ3 should be read before and after each additional sector-erase command. If DQ3 is at a logic low on both reads, then the additional sector-erase command was accepted.

data protection

hardware-sector protect feature

This feature disables both programming and erase operations on any combination of one to eight sectors. Commands to program or erase a protected sector do not change the data contained in the sector. The data-polling and toggle bits operate for 2 μ s to 100 μ s and then return to valid data. This feature is enabled using high-voltage V_{ID} (11.5 V to 12.5 V) on address pin A9 and control pin \overline{G} , and V_{IL} on control pin \overline{E} . Figure 14 shows a flow chart of the sector-protect operation.

The device is delivered with all sectors unprotected; however, sector-unprotect mode is available to unprotect protected sectors. Figure 16 is a flow chart of the sector-unprotect operation.

sector-protect operation

The sector-protect mode is activated when $V_{CC}=5.0~V$ (and operation at $T_A=25^{\circ}C$), $\overline{W}=V_{IH}$, $\overline{E}=V_{IL}$, and address pin A9 and control pin \overline{G} are forced to V_{ID} . The sector-select address pins A14, A15, and A16 are used to select the sector to be protected. Address pins A0–A8, A10–A13, and I/O pins DQ0–DQ7 must be stable and can be V_{IL} or V_{IH} . Once the addresses are stable, \overline{W} is pulsed low for 100 μ s. The operation begins on the falling edge of \overline{W} and terminates on the rising edge of \overline{W} . Figure 15 shows a timing diagram of the sector-protect operation.

sector-protect verify

Verification of sector protection is activated when $V_{CC}=5.0~V$ (and operation at $T_A=25^{\circ}C$), $\overline{W}=V_{IH}$, $\overline{G}=V_{IL}$, $\overline{E}=V_{IL}$, and address pin A9= V_{ID} . Address pins A0 and A6 are set to V_{IL} , and A1 is set to V_{IH} . The sector-address pins A14, A15, and A16 select the sector to be verified. The other address pins can be V_{IL} or V_{IH} . If the sector selected is protected, the DQs output 01h, and if the sector selected is not protected, the DQs output 00h.



sector unprotect operation

Prior to the sector-unprotect operation, all sectors should be protected using the sector-protect mode. Sector unprotect is activated when $V_{CC} = 5.0 \text{ V}$ (and operation at $T_A = 25 \,^{\circ}\text{C}$), $\overline{W} = V_{IH}$, and address pin A9 and control pins \overline{G} and \overline{E} are forced to V_{ID} . Address pin A6 = V_{IL} , and pins A7 and A12 are set to V_{IH} . The sector-select address pins A14, A15, and A16 can be V_{IL} or V_{IH} . All eight sectors are unprotected in parallel, and once the inputs are stable, \overline{W} is pulsed low for 10 ms. The unprotect operation begins on the falling edge of \overline{W} and terminates on the rising edge of \overline{W} . Figure 17 shows a timing diagram of the sector-unprotect operation.

sector-unprotect verify

Verification of sector-unprotect is accomplished when $V_{CC} = 5.0 \text{ V}$ (and operation at $T_A = 25^{\circ}\text{C}$), $\overline{W} = V_{IH}$, $\overline{G} = V_{IL}$, $\overline{E} = V_{IL}$, and address pin A9 = V_{ID} , and then select the sector to be verified. Address pins A1 and A6 are set to V_{IH} while pin A0 is set to V_{IL} . The other address pins can be V_{IH} or V_{IL} . If the sector that is selected is protected, the DQs output 01h and if the sector is not protected, the DQs output 00h.

low V_{CC} write lockout

During power up and power down, write operations are locked out for V_{CC} less than V_{LKO} . If $V_{CC} < V_{LKO}$, the command input is disabled and the device is reset to the read mode. On power up, if $\overline{E} = V_{IL}$, $\overline{W} = V_{IL}$, and $\overline{G} = V_{IH}$, the device does not accept commands on the rising edge of \overline{W} . The device automatically powers up in the read mode.

glitching

Pulses of less than 5 ns (typical) on \overline{G} , \overline{W} , or \overline{E} do not issue a write cycle.

power supply considerations

Each device should have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} to suppress circuit noise. Printed circuit traces to V_{CC} should be appropriate to handle the current demand and minimize inductance.



absolute maximum ratings over operating ambient temperature range (unless otherwise noted)

Voltage range with respect to ground:

Supply voltage range, V_{CC} (see Note 3) -2.0 V to + 7.0 V All pins except A9, \overline{E} , \overline{G} (see Note 3) -2.0 V to + 7.0 V A9, \overline{E} , \overline{G} (see Note 4) -2.0 V to + 14.0 V

Ambient temperature range during read/erase/program, TA

- NOTES: 3. Minimum dc voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot VSS to -2.0 V for periods of up to 20 ns. Maximum dc voltage on input and I/O pins is V_{CC} + 0.5 V. During voltage transitions, input and I/O pins may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
 - 4. Minimum dc input voltage on A9, E, and G pins is −0.5 V. During voltage transitions, A9, E, and G may undershoot V_{SS} to −2.0 V for periods of up to 20 ns. Maximum dc input voltage on A9, E, and G pins is +12.5 V, which may overshoot to +14.0 V for periods up to 20 ns.

recommended operating conditions

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.5	5	5.5	V	
		Commercial (L)	0		70	70	
TA	Ambient temperature during read/erase/program	Extended (E)	-40		85	°C	
		Automotive (Q)	-40		125		



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

electrical dc characteristics over recommended ranges of supply voltage and ambient temperature

	PARAMETER		TEST CO	NDITIONS	MIN	MAX	UNIT
\/	High-level dc input voltage	TTL			2	V _{CC} +0.5	V
VIH	High-level do input voltage	CMOS			0.7*V _{CC}	V _{CC} +0.5	V
V	Low lovel de input voltage	TTL			-0.5	0.8	V
VIL	Low-level dc input voltage	CMOS			-0.5	0.8	V
V _{ID}	Algorithm-selection and sector-p input voltage	rotect/unprotect	V _{CC} = 5.0 V		11.5	12.5	V
VLKO	Low V _{CC} lock-out voltage (see I	Note 5)			3.2		V
		TTL	VCC=VCC MIN†	I _{OH} = - 2.5 mA	2.4		
VOH	High-level dc output voltage	CMOS	V _{CC} =V _{CC} MIN	I _{OH} = - 100 μA	V _{CC} - 0.4		V
OH		CMOS	V _{CC} =V _{CC} MIN	$I_{OH} = -2.5 \text{ mA}$	0.85*V _{CC}		
\/-·	Low-level dc output voltage	TTL	VCC=VCC MIN	I _{OL} = 5.8 mA		0.45	V
VOL	(see Note 6)	CMOS	VCC=VCC MIN	I _{OL} = 5.8 mA		0.45	V
Ι _Ι	Input current (leakage)		VCC=VCC MAX	V _I =V _{SS} to V _{CC}		±1	μА
lo	Output current (leakage)		$V_{CC} = V_{CC} MAX$	$V_O = V_{SS}$ to V_{CC}		±1	μА
lD	High-voltage load current		$V_{CC} = V_{CC} MAX$	A9 = 12.5 V		50	μΑ
I _{CC1}	V _{CC} active current (see Note 7)		$\overline{E} = V_{IL},$	G = V _{IH}		30	mA
I _{CC2}	V _{CC} active current (see Note 8)		E = V _{IL} ,	G = V _{IH}		50	mA
1	TTL-input level		$V_{CC} = V_{CC} MAX$	E = V _{IH}		1	mA
ICC3	V _{CC} supply current (standby)	CMOS input level	$V_{CC} = V_{CC} MAX$	$\overline{E} = V_{CC} \pm 0.5 \text{ V}$		100	μΑ

[†] See the recommended operating conditions table

NOTES: 5. Typical value at nominal condition ($T_A = 25^{\circ}C$)

- 6. 12-mA IOL also available
- 7. I_{CC} current in the read mode, switching at 6 MHz, $I_{OUT} = 0$ mA
- 8. ICC current while erase or program operation is in progress

capacitance over recommended ranges of supply voltage and ambient temperature

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
C _{i1}	Input capacitance (All inputs except A9, E, G)	$V_I = 0 V$, $f = 1 MHz$		7.5	pF
C _{i2}	Input capacitance (A9, \overline{E} , \overline{G})	V _I = 0 V, f = 1 MHz		9	pF
Co	Output capacitance	$V_O = 0 V, f = 1 MHz$		12	pF

switching characteristics over recommended ranges of supply voltage and ambient temperature, read-only operation[†] (see Figure 2, Figure 11, Figure 13, Figure 15, and Figure 17)

	PARAMETER	ALTERNATE	'29F0	10-70	'29F0	10-90	'29F0	10-10	'29F010-12		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tAVQV	Access time, address	^t a(A)		70		90		100		120	ns
t _{ELQV}	Access time, E	^t a(E)		70		90		100		120	ns
tGLQV	Access time, G	^t a(G)		30		35		45		50	ns
t _{AVAV}	Cycle time, read	t _{c(R)}	70		90		100		120		ns
^t EHQZ	Disable time, \overline{E} to high impedance	^t dis(E)		20		20		20		30	ns
^t GHQZ	Disable time, \overline{G} to high impedance	^t dis(G)		20		20		20		30	ns
tAXQX	Hold time, output from address, $\overline{\overline{E}}$ or $\overline{\overline{G}}$ change	^t h(D)	0		0		0		0		ns
tWHGL1	Hold time, G read		0		0		0		0		ns
^t WHGL2	Hold time, $\overline{\overline{G}}$ toggle and data polling		10		10		10		10		ns

[†] See Figure 1 for AC test output load circuit and voltage waveforms.



timing requirements controlled by \overline{W} (see Figure 4, Figure 7, Figure 9, Figure 11, Figure 13, Figure 15, and Figure 17)

		ALTERNATE	'29	9F010-7	0	'29	9F010-9	0	UNIT
		SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	UNII
tavav	Cycle time, write	t _C (W)	70			90			ns
tWHWH1	Cycle time, programming operation	t _{c(W)} PR		18			18		μs
tWHWH2	Cycle time, sector-erase operation			1	15		1	15	S
tWHWH3	Cycle time, chip-erase operation			2	60		2	60	s
tWLAX	Hold time, address	^t h(A)	45			45			ns
tWHDX	Hold time, data valid after W high	th(D)	0			0			ns
tWHEH	Hold time, E	th(E)	0			0			ns
tWHWL	Pulse duration, W high	tw(WH)	20			20			ns
tWLWH1	Pulse duration, W low	t _{W(WL)}	35			45			ns
tWLWH2	Pulse duration, W low (see Note 9)		100			100			μs
tWLWH3	Pulse duration, W low (see Note 10)		10			10			ms
^t GHWL	Recovery time, read-before-write	t _{rec(R)}	0			0			ns
t _{AVWL}	Setup time, address	^t su(A)	0			0			ns
^t DVWH	Setup time, data	tsu(D)	30			45			ns
^t AVGH	Setup time, A0 and A6 low and A1 high to \overline{G} high (see Note 9)		0			0			ns
^t AVGEH	Setup time, A0 low and A1 and A6 high to \overline{G} and \overline{E} high (see Note 10)		0			0			ns
tELWL	Setup time, E	t _{su(E)}	0			0			ns
tGHWH	Setup time, G		0			0			ns
tVCEL	Setup time, V _{CC}		50			50			μs
^t EHVWL	Setup time, E V _{ID} to W (see Note 10)		4			4			μs
^t GHVWL	Setup time, \overline{G} V_{ID} to \overline{W} (see Notes 9 and 10)		4			4			μs
tWHAH	Setup time, \overline{W} high to A6 going high (see Note 10)		0			0			ns
^t HVT	Transition time, V _{ID} (see Notes 9 and 10)		4			4			μs

NOTES: 9. Sector-protect timing (see Figure 15)

10. Sector-unprotect timing (see Figure 17)



timing requirements controlled by \overline{W} (see Figure 4, Figure 7, Figure 9, Figure 11, Figure 13, Figure 15, and Figure 17) (continued)

		ALTERNATE	'29F010-10			'29F010-12			UNIT
		SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t _{AVAV}	Cycle time, write	t _C (W)	100			120			ns
tWHWH1	Cycle time, programming operation	t _{c(W)PR}		18			18		μs
tWHWH2	Cycle time, sector-erase operation			1	15		1	15	S
tWHWH3	Cycle time, chip-erase operation			2	60		2	60	s
tWLAX	Hold time, address	t _{h(A)}	45			50			ns
tWHDX	Hold time, data valid after W high	th(D)	0			0			ns
tWHEH	Hold time, E	th(E)	0			0			ns
tWHWL	Pulse duration, W high	t _W (WH)	20			20			ns
tWLWH1	Pulse duration, W low	t _W (WL)	45			50			ns
tWLWH2	Pulse duration, W low (see Note 9)		100			100			μs
tWLWH3	Pulse duration, W low (see Note 10)		10			10			ms
^t GHWL	Recovery time, read-before-write	trec(R)	0			0			ns
^t AVWL	Setup time, address	t _{su(A)}	0			0			ns
^t DVWH	Setup time, data	t _{su(D)}	45			50			ns
^t AVGH	Setup time, A0 and A6 low and A1 high to \overline{G} high (see Note 9)		0			0			ns
^t AVGEH	Setup time, A0 low and A1 and A6 high to \overline{G} and \overline{E} high (see Note 10)		0			0			ns
tELWL	Setup time, E	t _{su(E)}	0			0			ns
^t GHWH	Setup time, G		0			0			ns
tVCEL	Setup time, V _{CC}		50			50			μs
tEHVWL	Setup time, E V _{ID} to W (see Note 10)		4			4			μs
^t GHVWL	Setup time, \overline{G} V _{ID} to \overline{W} (see Notes 9 and 10)		4			4			μs
tWHAH	Setup time, W high to A6 going high (see Note 10)		0			0			ns
^t HVT	Transition time, V _{ID} (see Notes 9 and 10)		4			4			μs

NOTES: 9. Sector-protect timing (see Figure 15)

10. Sector-unprotect timing (see Figure 17)



timing requirements controlled by \overline{E} (see Figure 5)

		ALTERNATE	'29F010-70			'29F010-90			
		SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{AVAV}	Cycle time, write	t _{c(W)}	70			90			ns
tEHEH1	Cycle time, programming operation			18			18		μs
tEHEH2	Cycle time, sector-erase operation (see Note 11)			1	15		1	15	S
tEHEH3	Cycle time, chip-erase operation (see Note 12)			2	60		2	60	s
tELAX	Hold time, address	t _{h(A)}	45			45			ns
^t EHDX	Hold time, data	th(D)	0			0			ns
^t EHWH	Hold time, $\overline{\overline{W}}$	th(W)	0			0			ns
^t ELEH	Pulse duration, $\overline{\overline{E}}$ low	tw(EL)	35			45			ns
^t EHEL	Pulse duration, $\overline{\overline{E}}$ high	tw(EH)	20			20			ns
^t GHEL	Recovery time, read-before-write	trec(R)	0			0			ns
^t AVEL	Setup time, address	t _{su(A)}	0			0			ns
^t DVEH	Setup time, data	t _{su(D)}	30			45			ns
tWLEL	Setup time, $\overline{\mathbb{W}}$	t _{su(W)}	0		·	0			ns

NOTES: 11. Timing diagram of E-controlled sector-erase operation not enclosed.

12. Timing diagram of E-controlled chip-erase operation not enclosed.


		ALTERNATE SYMBOL	'29F010-10			'29F010-12			LINIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{AVAV}	Cycle time, write	t _C (W)	100			120			ns
tEHEH1	Cycle time, programming operation			18			18		μs
tEHEH2	Cycle time, sector-erase operation (see Note 11)			1	15		1	15	S
tEHEH3	Cycle time, chip-erase operation (see Note 12)			2	60		2	60	S
tELAX	Hold time, address	t _{h(A)}	45			50			ns
tEHDX	Hold time, data	t _{h(D)}	0			0			ns
^t EHWH	Hold time, $\overline{\overline{W}}$	^t h(W)	0			0			ns
^t ELEH	Pulse duration, E low	t _{w(EL)}	45			50			ns
tEHEL	Pulse duration, E high	t _{w(EH)}	20			20			ns
tGHEL	Recovery time, read-before-write	trec(R)	0			0			ns
tAVEL	Setup time, address	t _{su(A)}	0			0			ns
tDVEH	Setup time, data	t _{su(D)}	45		·	50			ns
tWLEL	Setup time, W	t _{su(W)}	0			0			ns


NOTES: 11. Timing diagram of E-controlled sector-erase operation not enclosed.

12. Timing diagram of E-controlled chip-erase operation not enclosed.



PARAMETER MEASUREMENT INFORMATION





 $\begin{array}{cccc} \text{Conditions:} & \text{V}_{IH} &=& 2.4 \text{ V} \\ & \text{V}_{IL} &=& 0.45 \text{ V} \\ & \text{C}_{L} &=& 100 \text{ pF} \end{array}$

Measurements taken at: 2.0 V for logic high 0.8 V for logic low

Input rise and fall = <20 ns

NOTES: A. C₁ includes probe and fixture capacitance.



 $\begin{array}{cccc} \text{Conditions:} & \text{V}_{IH} &=& 3.0 \text{ V} \\ & \text{V}_{IL} &=& 0.0 \text{ V} \\ & \text{C}_{L} &=& 30 \text{ pF} \end{array}$

Measurements taken at: 1.5 V for logic high 1.5 V for logic low

Input rise and fall = <5 ns

- B. The ac testing inputs for -70 voltage waveforms are driven at 3 V for logic high and 0 V for logic low. Timing measurements for -70 voltage waveforms are made at 1.5 V for logic high and 1.5 V for logic low on both inputs and outputs. The ac testing inputs for -90, -10, and -12 voltage waveforms are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements for -90, -10, and -12 voltage waveforms are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs.
- C. Each device should have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} , as closely as possible to the device pins.

Figure 1. AC Test Output Load Circuit and Voltage Waveforms



read operation




Figure 2. AC Waveform for Read Operation



write operation





Figure 3. Byte-Program Algorithm

write operation (continued)




NOTES: A. PA = Address of the location to be programmed

B. PD = Data to be programmed

C. $\overline{DQ7}$ = Complement of data written to DQ7

Figure 4. AC Waveform for Byte-Program (W-Controlled) Operation

write operation (continued)



NOTES: A. PA = Address of the location to be programmed

B. PD = Data to be programmed

C. DQ7= Complement of data written to DQ7

Figure 5. AC Waveform for Byte-Program (Alternate E-Controlled) Operation

chip-erase operation





Figure 6. Chip-Erase Algorithm

chip-erase operation (continued)



NOTE A: VA = any valid address

Figure 7. AC Waveform for Chip-Erase Operation



sector-erase operation





Figure 8. Sector-Erase Algorithm



sector-erase operation (continued)




NOTE A: SA = Sector address to be erased

Figure 9. AC Waveform for Sector-Erase Operation



data-polling operation



NOTES: A. DQ7 is checked again after DQ5 is checked, even if DQ5 = 1.


B. VA = Program address for byte-programming

= Selected sector address for sector-erase

= Any valid address for chip-erase

Figure 10. Data-Polling Algorithm

data-polling operation (continued)



NOTES: A. DIN = Last command data written to the device

B. $\overline{DQ7}$ = Complement of data written to DQ7

C. DOUT = Valid data output


D. AIN = Valid address for byte-program, sector-erase, or chip-erase operation

E. The data-polling operation is valid for both \overline{W} - and \overline{E} -controlled byte-program, sector-erase, and chip-erase operations.

Figure 11. AC Waveform for Data-Polling Operation




toggle-bit operation



NOTE A: DQ6 is checked again after DQ5 is checked, even if DQ5 = 1.

Figure 12. Toggle-Bit Algorithm

toggle-bit operation (continued)



NOTES: A. DIN = Last command data written to the device

B. DQ6 = Toggle bit outputC. DOUT = Valid data output

D. AIN = Valid address for byte-program, sector-erase, or chip-erase operation

E. The toggle-bit operation is valid for both \overline{W} - and \overline{E} -controlled byte-program, sector-erase, and chip-erase operations.

Figure 13. AC Waveform for Toggle-Bit Operation



sector-protect operation




Figure 14. Sector-Protect Algorithm

sector-protect operation (continued)




Figure 15. AC Waveform for Sector-Protect Operation



sector-unprotect operation





Figure 16. Sector-Unprotect Algorithm



sector-unprotect operation (continued)



NOTE A: DOUT = 00H if selected sector is not protected, 01H if the sector is protected


Figure 17. AC Waveform for Sector-Unprotect Operation



MECHANICAL DATA

FM (R-PQCC-J32)

PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-016



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated